This paper presents the design and characterization of an 8-channel preamplifier-shaper intended for use with silicon strip detectors ranging in capacitance from 1 to 2OpF. The nominal peaking time of the circuit is 2OOns with an adjustment range of k50ns. The circuit has a pitch (width) of 85Cun/channel with a power dissipation of 1.2mW/channel and has been fabricated in 2pm p-well CMOS. The OpF noise is 33Oe with a noise slope of 64e/pF. The design approach is presented as well as both test bench and strip detector measurements.
I. INTRODUCTION
The original application for this preamplifier-shaper, called the BVX for Bottom Vertex, was for use in the Bottom Collider Detector (BCD) at Fermilab, but the circuit is presently being used for silicon strip detector evaluation for the PHENIX detector at RHIC. The nominal peaking time is 200ns with an adjustment range of at least +50ns for compatibility with the proposed Tevatron upgrade (40Ons interaction rate) and a circuit pitch of 8 5 p for compatibility with l 0 O p pitch silicon strip detectors. An 8-channel device was fabricated to study channel uniformity and crosstalk, but the design is easily expanded to 64 or 128 channels as required. The power dissipation is 1.2mW per channel.
One requirement of this circuit was a conversion gain of greater than 5OmV/fC. This was to minimize the effect of The circuit as fabricated has a conversion gain of approximately 75mV/fC for a OpF detector capacitance. The shaping is approximately CR-RC3 which allows a return to baseline within 2 beam crossings (8OOns). The chosen topology for the preamplifier is that of the folded cascode with a long NMOS feedback resistor to allow compensation of detector leakage current [l] . Because of the high conversion gain and multi-pole shaping, a topology comprised of two differential amplifiers was chosen. All poles are real and the time response is unipolar without the resultant undershoot often exhibited by filters employing complex poles.
A description of the circuitry will be presented with comparisons between simulated and fabricated circuits. Noise, gain and offset measurements of the actual circuits and description of present use will also be presented.
CIRCUIT DESCRIPTION
The preamplifier, shown in Fig. 1 , is a folded cascode topology utilizing a long channel NMOS transistor for the feedback resistor [l] . The input transistor is a PMOS device with a widthhength (WL) value of 1 0 8 0 p / 2 p . A common problem with folded cascode designs is the noise generated by second-stage biasing circuits. To reduce this noise, two circuit techniques are employed in this design. The first is the use of a filter capacitor on the gates of the current sources. HSPICE simulations indicate that the presence of M15 improves the noise by approximately 23% for a lOpF detector capacitance. A transistor is used as the capacitor which provides more than a 60% increase in capacitance 
NOISE MEASUREMENTS
The noise measurements, presented in Table I , were made on bare die mounted on a circuit board. We believe that there are two reasons for the differences between the simulated and measured noise. First, transconductance has been found to be overestimated by the vendors models, particularly since the input device of this preamplifier is operating between weak and strong inversion, a difficult region to model. Second, the series noise in large geometry devices has been found to be higher than predicted by SPICE [2] . The simulation includes the additional bonding pad and input wiring capacitance which is approximately 0.5pF. A photograph of the integrated circuit is shown in Fig. 2 . A summary of all eight channels on one chip is given in Table 11 . The measurement parameters are Cin = lOpF, Qin = 5fC. Peaking time is controlled by a voltage on the peaking time adjust input pin which was equal to +2.25V for this test.
The mean value of the output offset is 63.6mV and a (standard deviation) is 51.2mV. The high value of a is partly due to the layout. The differential input devices of the first and second stage shapers have both small gate areas [3] and, due to tight space requirements, a layout that is not common centroid geometry [4] . Although the magnitude is not surprising, the variation is disappointing since the reason for the differential designs is to allow both the amplifier pedestal and the subsequent analog memory pedestal to be much less than lfc. Given the high conversion gain, this would allow the electronic pedestal to be virtually ignored. Since the output of the second shaper is not designed for off-chip drive, a 47K resistor from the output to the negative supply was added to enhance drive in the presence of excess capacitance for the following measurements. The chip-to-chip matching is obviously not as good as the channel-to-channel matching on a given chip. For example, the worst case spread for peaking time varies from 212ns on chip #1 to 248ns on chip #2, a difference of 17%. Within some range, however, the spread may be completely acceptable for a given application. The dynamic range of the amplifier is from 0 to +28fC and 0 to -lOfC with a 4% integral linearity error between +5fc and +2OfC. The adjacent channel crosstalk is approximately 1%.
v. CURRENT USE OF THE BVX AND PLANS FOR

PHENIX
The BVX is presently being used at Los Alamos National Laboratory as a strip preamplifier to test the OPAL FOXFET silicon strip detectors [5] . The detector is a 6cm ac-coupled detector biased with a tunable dynamic resistance. Such detectors are being considered for use in the PHENIX silicon vertex detector. LANL is presently building a laser diode pulser setup for careful characterization of detectors. Quantitative results of this work will be reported at a later date.
The BVX must be modified for PHENIX because of the 112ns beam crossing time of the RHIC collider. A new silicon strip/pad system is being developed by ORNL/LANL/UC Riverside for PHENIX. The front end will consist of (for each channel) a 3Ons peaking time preampliftershaper-summer, analog memory with approximately 13ps depth, and a 6-bit ADC.
VI. SUMMARY
The results of measurements of the BVX silicon strip preamplifier-shaper have been presented. Noise, gain, and offset measurements have been performed and match well with predictions from simulations. The noise and gain results are as desired, but the variation of the DC offset voltage (a of approximately 0.6fC) would require pedestal subtraction. For off-chip drive, some enhancement of the output drive capability would be needed.
